ABSTRACT Randomization of the trap state of defects present at the gate Si-SiO 2 interface of MOSFET is responsible for the low-frequency noise phenomena such as random telegraph signal (RTS) and 1/f noise. Random activity of trapping and de-trapping of mobile charge carriers, in to these defects, can be reduced by switching the device ON and OFF periodically. The analysis of the low-frequency noise considers the non-stationary behavior of traps in time-periodic biasing conditions. In this paper, analysis of the low-frequency noise by deriving a model for RTS noise power spectral density for variable duty cycle switched biasing, is presented. It is concluded that the low-frequency noise can be reduced by using a multi-stage configuration of multiple transistors in place of a single transistor. In this configuration, each transistor has a decreased duty cycle and it is shown from simulation that the noise reduction obtained can be as large as 26 dB for a 40 stage configuration.
I. INTRODUCTION
Low frequency noise like RTS, burst and 1/f noise in MOSFETs is one of the major problems in applications like CMOS image sensors and needs to be addressed. Random trapping and de-trapping of mobile charge carriers, into the lattice defects, present in the form of unsaturated energy states or traps, are the main causes of the low-frequency noise. The exact origin of the 1/f noise is still unclear. Two models namely Hooges mobility fluctuation ( μ) [1] and McWhorters carrier density fluctuation ( N o ) [2] , [3] , have been proposed to explain the origin of 1/f noise. The 1/f noise spectrum is the superposition of the RTS noise from multiple traps. However, at several occasions 1/f noise in MOSFETs is also explained as a bulk effect [4] .
RTS noise can be reduced by switching the device ON and OFF periodically [5] . The RTS noise depends on the emission (λ e ) and capture rate (λ c ) of the electrons in the traps and these rates are bias voltage dependent [6] . For non-switching biasing λ e = λ c = λ, in which biasing voltage is constant with time. For time dependent biasing conditions, λ e and λ c changes with time, which introduce non-stationarity in the behavior of the trapping activity. Noise power spectral density (PSD) of such systems is calculated by stationary 1/f noise model, which is based on frequency domain analysis, and is only applicable for fixed biasing conditions. Stationary model is not suitable for time varying biasing conditions as the behavior of the traps shows non-stationarity, which requires a time domain analysis to predict the noise PSD. Tian [5] modeled the random activity of a single trap as a stochastic process and presented Random Telegraph Signal (RTS) noise model by performing auto-covariance analysis. Mahmutoglu and Demir [7] found an error in the noise PSD expression of [5] and derived a corrected 1/f noise model. However, the noise PSD calculated in [7] is based on the assumption that the OFF state does not affect the total noise power at the output, which is not necessarily true. The initial probability of trap occupancy (PTO) depends on switching frequency and duty cycle of biasing signal and hence cannot assumed to be zero. In addition, the output becomes discrete in nature due to switched biasing [8] , which is not suitable for many applications like source follower in CMOS image sensors, which need a continuous output. Multiple transistors help in obtaining continuous output. Besides continuous output, multiple transistors in form of a complementary switched MOSFET is shown to reduce 1/f noise in [9] . The two MOSFET switches are periodically switched between strong inversion and accumulation or depletion regions which lead to reduction in low frequency noise. The model in [9] is limited to two switches, which is extended to multiple transistors configuration in the proposed work.
In this paper, we present a multi-stage configuration of switched bias multiple transistors with variable duty cycle and show that this model can be used for 1/f noise reduction. The reduction is in the RTS components of the low frequency noise and the bulk effect of 1/f noise has not been considered. Using the mathematical model presented in [7] , we show that as the duty cycle of the biasing signal (for 100 GHz switching frequency) changes from 50% to 25% (and the number of transistors is increased from 2 to 4 in order to maintain a continuous output), an additional noise reduction of 3 dB is obtained. On increasing the number of transistors to 40 (and a proportionate decrease in the duty cycle of each transistor), the noise reduction can be as large as 26 dB.
II. RTS NOISE MODELING FOR VARIABLE DUTY CYCLE SWITCHED BIASING
Non-stationary RTS noise model, for variable duty cycle (switched biasing), is derived by calculating the time averaged auto-covariance function (ACF) and its Fourier transformation. The 1/f noise PSD is then constructed by integrating the RTS noise PSDs of multiple traps with widely distributed emission/capture rates. The non-stationary behavior of trap noise comes from variable switching conditions of the MOS transistor. Instead of a square wave (50% duty cycle) as a biasing signal at the gate, the noise is modeled for a more general case, where the duty cycle varies between zero and 100%. The rates of capture and emission are dependent on the biasing condition [5] , [10] . The capture rate is more when the transistor is ON (as more charge carriers are presents in the channel during conduction), whereas negligibly small when transistor is OFF. As the variable biasing condition is periodic, the randomization of a single trap can be modeled by considering its behavior as a cyclo-stationary stochastic process [11] .
The RTS noise is due to the random activity of the trap state N(t), which is equal to one when the trap is filled and zero when empty. The trap state depends on the mean time before the capture (τ c ) and the mean time before the emission (τ e ). τ c is inversely proportional to the drain current, thus it has a small value during the ON state of the device and a very large value during the OFF state. On the other hand (τ e ) is independent of the drain current. Due to the time varying nature of the τ e and τ c , due to variable biasing conditions, the capture (λ c ) and the emission (λ e ) rates of the trap also become time variant [4] . During the ON state of transistor, λ on e = λ on c = λ on whereas during OFF state λ off c ≈ 0 and λ off e = λ off . The total noise PSD of a MOSFET is calculated by considering the proper boundary conditions as given below:
• The probability of trap being filled in ON state is:
where a is a constant which depends on the PTO at initial condition (t = 0) of the ON state, T is time period of biasing signal and n is an integer which decides the duty cycle T/n of biasing signal.
• The probability of trap to be filled in OFF state is:
where b is the constant depends on the PTO at initial condition of the OFF state. Fig. 1 shows the transient nature of PTO function for both ON and OFF states. As shown in Fig. 1 , the initial PTO for next ON state, increases as duty cycle is increasing. A non-zero initial PTO value for ON state can change the RTS noise PSD.
FIGURE 1. Transient probability of trap occupancy P(t).
The value of initial conditions of a and b are derived as:
From (3), it can be concluded that the PTO function depends on capture/emission rates, switching frequency (1/T) and initial condition of trap state. Using (3) , the values of a and b obtained are -0.5 and 0 respectively, with the assumption that λ on T << 1 and λ off T >> 1 as in [7] . As λ on and λ off are different for each trap and T is also application dependent, the assumptions in [7] are not always true. The noise PSD for both ON and OFF state of device is being considered here. Trap state N(t) could be considered as a cyclo-stationary random process, whose auto-covariance function (ACF) is given by:
During OFF state: For |τ/2| ≤ t < (T(n − 1)/n − |τ/2|)
The double sided PSD of the RTS noise of a single trap is calculated using the Fourier transform of the ACF during the ON and OFF periods of the transistor [7] .
where C s on (τ ) and C s off (τ ) are the time average values of (4) and (5) respectively.
The total PSD of RTS noise of a single trap is given by:
Eq. (7) and (8), shows that the RTS noise PSD of a single trap not only depends on T and emission/capture rate but also on n (or duty cycle) and boundary conditions. 1/f noise is calculated by superposition of the noise generated by individual traps with different capture/emission rates. The overall 1/f noise PSD is given by [5] :
where g(λ) is the distribution function of the emission and capture rate, T' is the absolute temperature, k is Boltzmann constant, A is the channel area (1 μm 2 ), t ox is the effective gate oxide thickness (1 nm), N t is the trap density, λ H is the fastest transition rate or high corner frequency (10 8 s −1 ) and λ L is the slowest transition rate or low corner frequency (10 −20 s −1 ). The corner frequencies are related to t ox through the equation log(λ H /λ L ) = γ t ox , where γ is the tunneling constant. 1/f noise voltage PSD [5] is given by:
where C ox is the unit area channel capacitance and q is electron charge.
III. LOW-FREQUENCY NOISE REDUCTION BY VARYING DUTY CYCLE
As discussed in Section II, the 1/f noise PSD is dependent on n (when T/n is the duty cycle of the biasing signal). As n increases, the RTS noise PSD decreases as per (7) [7] . For the device with continuous time biasing, correlation between trap states sampled at different time depends on capture or emission rate λ. There is a strong correlation between the trap states sampled within time interval less than λ −1 , thus the RTS noise curve PSD decreases rapidly beyond λ. Beyond this time, trap state are almost uncorrelated. In the case of switched biasing the time for which correlation exists is limited by duty cycle. After every ON time, PTO goes to zero very quickly and λ off is very high.
Initial PTO of ON state of device reaches zero if enough OFF time is available for single emission, which can be achieved by reducing the duty cycle of biasing signal as shown in (3). This is the theoretical limit of switching that after ON time, enough OFF time must be available which required to reset the PTO. The reduced duty cycle is achieved by increasing n, which also shows the noise reduction as per (7). Fig. 2 show the reduction in RTS noise PSD. Fig. 2 compares stationary PSD [11] and switched PSD based on the models proposed in [5] and [7] and this work. The model shown in [5] predicts 33 dB reduction in RTS noise PSD as compared to standard model, whereas [7] shows a reduction of 86 dB. As predicted by (7), the noise further decreases with increasing n (reducing duty cycle). As n increases from 2 to 4 (duty cycle changes from 50% to 25%) additional 9 dB reduction is obtained which further increases up to 27 dB for n =16. 
A. 1/F NOISE REDUCTION USING VARIABLE DUTY CYCLE AND MULTIPLE TRANSISTOR CONFIGURATION
According to the McWhorter's carrier density fluctuation model, 1/f noise is composed by superposition of the VOLUME 3, NO. 6, NOVEMBER 2015 483
Lorentzian spectra of the RTS noise of multiple traps. These traps have widely distributed capture and emission rates. λ L and λ H are the corner frequencies of lowest and fastest traps respectively. As shown in Fig. 3 (with arbitrary values of capture rates and frequency), non-switched 1/f noise PSD curve is flat below the frequency λ L , as all the traps noise PSDs are constant. For the frequency range between λ L and λ H , the PSD decay is proportional to f , whereas beyond the frequency λ H decay is proportional to f 2 . From the analysis, it can be concluded that the RTS noise can be reduced by reducing the time for which correlation exist between trap states. Reduction in T on or duty cycle resets the PTO, which consequently reduces the time for which correlation exists between trap states, consequently RTS noise PSD get reduced. This effect reduces the RTS noise PSD from all traps with T on << λ −1 on . Thus the lowfrequency or 1/f noise, results from the RTS noise from multiple traps also get reduced.
Switching action results in the discrete output, while duty cycle reduction further decreases the time for which the output is available. This could be a severe problem in systems where continuous output is required. To retain the continuous nature of the output, multiple stages are used, as shown in Fig. 4(a) and (b) , which shows an example of switched bias multiple transistors source follower. Instead of the single source transistor (size of 1μm × 1μm) buffering follower the input to the output, multiple identical source followers (all transistor sizes are 1μm × 1μm) are used to transfer the input information to the output. Individual source followers, among the multiple paths, are selected periodically for a small interval of time to carry out the buffer action as shown in Fig. 4(c) . Thus, among multiple paths, only one path from input to the output is ON periodically. Since one path is always ON between the input and the output, the output remains continuous. Multiple transistors are connected between the input and the output and we assume that the noise contribution by each transistor is non-correlated. Thus the overall 1/f noise PSDs would be the summation of noise PSDs of each source follower and is given as:
where m is number of multiple parallel stages employed (for m ≤ n) and S 1/f (ω) is the worst case noise PSD of each stage.
B. SIGNIFICANCE AND CONSTRAINS OF USAGE OF MULTIPLE TRANSISTORS IN THE NOISE REDUCTION
Eq. (12) shows that the over all 1/f noise PSD (caused by RTS noise) noise increases by 10log(m) dB, which can give the impression to reader that the noise PSD in multi-stage configuration is higher than single transistor. The reduction in the 1/f noise PSD is caused by decrement in average correlation between the trap states, resulting from reduction in duty cycle. From the simulation of 1/f noise model, It is shown that the reduction in the noise PSD is higher than the 10log(m). The 1/f noise PSD with the multiple stages is compared with noise PSD of the standard model (stationary PSD), [5] , [7] in Fig. 5(a) . The figure shows further noise reduction compared to other models, while the output is still continuous in nature. As n increases from 2 to 4 (where m also increases from 2 to 4), an additional 1/f noise reduction of 3 dB is observed, while the RTS noise reduction was 9 dB as in Fig. 2 . As the n increases from 2 to 16 (where m also increases from 2 to 16), an additional 1/f noise reduction of 10 dB is achieved. The model given in [5] shows lower noise at higher frequencies, due to incorrect boundary conditions used. The modeling is done for 100 GHz switching frequency, to compare the performance of the model with [5] and [7] . The same performance can be achieved at lower and more realistic frequency range. In Fig. 5(b) , as n and the number of stages (m) increases (with m=n), the reduction in noise PSD increases. From the figure, it can be concluded that for n = m = 30, 40 and 50, a noise reduction of 23dB, 26dB and 28dB respectively is achieved. Although higher noise reduction can be achieved from higher values of m and n (reduced duty cycle and increased number of transistors) but noise reduction comes at the cost of layout area. This is a tradeoff for this technique. However, in applications like CMOS image sensor, each pixel has a source follower which works as a buffer and gain stage between the input and the output. These source followers can be interconnected in a manner wherein a single pixel output travels through the all the source followers in a row. The output is thus continuous in nature while the multiple source followers help in the effective reduction in the low frequency noise.
IV. CONCLUSION
In this paper, an extension of the existing mathematical model for the RTS noise, for time varying biasing conditions is presented. Present work model the noise reduction for more general case of variable duty cycle. Switched biasing reduces the low frequency noise. It is concluded that reduction in the low frequency, by switched biasing, depends on various factors like duty cycle or T on of periodic biasing signal and rates of capture/emission during ON and OFF time separately. Higher reduction in RTS noise can be achieved by reducing the duty cycle. Based on the analysis for RTS noise, the proposed architecture with multiple transistor achieves the reduction in 1/f noise PSD by 3 dB as the duty cycle changes from 50% to 25%. The noise reduction is particularly important in applications like CMOS image sensors for improved dynamic range. Further noise reduction of 26 dB can be obtained by increasing the number of stages up to 40, which can have a significant impact in low noise applications.
